Return to the archive index

Z80/WC, 1st installment.

From: Lee Adamson <>
Date: Mon, 04 Jan 1999 10:16:55 -0500

This is a multi-part message in MIME format.
--------------A1F1EC35B5C3F465BB758FEA
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit

Here's the CPU with bus connections.  I can't get a hold of a scanner,
so I'm going to try to asciify one page each couple of nights.

Keep in mind that all of this is untested.  If you catch any boo-boos,
please let me know.

I think I may have to xfig the memory section (ick. I can never get the
gates to look right).

Caps on the rails and pullup resistor packs on the data and address
buses are assumed (I think that will work...  Or should I stick buffers
on everything?).
--------------A1F1EC35B5C3F465BB758FEA
Content-Type: text/plain; charset=us-ascii; name="z80-wc.1.txt"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline; filename="z80-wc.1.txt"

        __________________
/RD----| /RD            A0|------------+--A0
/WR----| /WR              |            |
       |                A1|----------+----A1
    +--| /WAIT            |          | |
    |  |                A2|--------+------A2
    +--| /INT             |        | | |
    |  |                A3|------+--------A3
Vcc-+--| /NMI             |      | | | |          ______
    |  |                A4|-A4   | | | +---------|A   Y0|--/BANK
    +--| /BUSREQ       ...|-...  | | +-----------|B   Y1|--/DISP0
       |               A14|-A14  | +-------------|C   Y2|--/DISP1
/CLK---| /CLK             |      |               |    Y3|--/KB
/RST---| /RESET           |      |   ____    Vcc-|G1    |
       |                  |      +--|OR  |       |      |
       |                  |      |  |gate|-------|G2    |
       |             /IORQ|----+----|____|       |______|
D0-----| D0               |    | |        ____
...----| ...              |    | +--|>o--|OR  |------------/USER
D7-----| D7               |    +---------|____|
       |                  |               ____
       |               A15|-----------+--|OR  |
       |                  |           |  |    |------------/ROM
       |             /MREQ|---------+----|____|
       |__________________|         | |         ____
                                    | +--|>o---|OR  |------/RAM
				    +----------|____|

Z80 CPU with bus connections.  Glue logic includes 1/3 of a
  74C04 Hex Inverter, 1 74C32 Quad 2-in OR gate, 1 74LS138
  3to8 line decoder.
(The rest of the inverter is used elsewhere in the circuit, BTW)

--------------A1F1EC35B5C3F465BB758FEA--

--
Subcription/unsubscription/info requests: send e-mail with subject of
"subscribe", "unsubscribe", or "info" to 
Wear-Hard Mailing List Archive (searchable): http://wearables.ml.org

+Previous Message in Thread | Next Message in Thread

From Wear-Hard Mailing list Archive (WH)
Maintained by R. Paul McCarty

Archive created with babymail